Summer Training on Design Verification using System Verilog