Shopping cart

Enroll Now

Advanced RTL Design and Verification_V1.0

  • Home
  • Course
  • Advanced RTL Design and Verification_V1.0
Students: 0 Views: 174

Advanced RTL Design and Verification_V1.0

About The Course

This course will enable the students to understand the building blocks of any digital system. The combinational blocks and sequentional blocks are implemented using verilog HDL and verified.

What Will You Learn?

Combinational blocks, sequential blocks, Finite State Machines (FSM), System verilog syntax, and I2C protocol

The Course Curriculam

Introduction to VLSI Design and Career Opportunities (copy)

  • L-001
  • L-002

Digital Fundamentals – I: Multiplexer, Decoder, Encoder, De-Multiplexer

Digital Fundamentals – II: Sequential Blocks and FSM-Based design Methods

Introduction to Verification

Arrays, Tasks and Functions in System Verilog

Control Flow in System Verilog

Interface Communication in SV

OOPs Basics – Inheritance

Polymorphism, Shallow & Deep Copy

Casting, Abstract classes

Randomization, Constraints

Test Plan & Test Case Development

Protocol Understanding and Design and Verification of I2C

03 MUKESH_KUMAR_SUKLA

MUKESH SUKLA

Semiconductor Expert

4 Courses 22 Students
No Review Yet
No Review Yet