This program will cover the design verification and the major difference between testbench-based and class-based verification. We will discuss the basic syntax of system Verilog and creating the complete environment for any protocol verification using SV constructs. One standard protocol will be discussed and students will be able to extract the test features and can develop the test plan. Debugging and bug fixing techniques will be covered with real-time implementation.