About Course
Trainees will be able to learn the fundamentals of system verilog language syntax and can develop a stable environment for any block-level verification. Also, he/she will be having a good understanding about a communication protocol, preparing a test plan by extracting the features.
Course Content
Module#1: Introduction
-
[M1-1] Introduction to Chip Verification Process
-
[M1-2] Fundamentals of System Verilog
-
[M1-3] Design Verification Process
-
[M1-4] Datatypes
-
[M1-5] Literals
-
[M1-6] Operators
-
[M1-7] Case Studies
-
[M1-8] System Verilog Arrays
Earn a certificate
Add this certificate to your resume to demonstrate your skills & increase your chances of getting noticed.
Student Ratings & Reviews
No Review Yet