This program will enable the students to learn RTL design methodologies and testbench-based verification process. Also, they will learn design constraints and will perform the synthesis to realize the gate-level netlist.

The generated netlist will be implemented using learner kit and can drive the proof-of-concept (PoC)